









The general,purposedigitalcomputer is not able to handle the data
rates and subsequentthroughputrequirementsof data systems in the mid-
80's add early gO's. In particularvast quantitiesof image data will
have to be calibrated,geometricallyprojected,mosaickedand otherwise
manipulatedand merged at rates that far exceed the capacitiesof present
systems. Even the "super"computers,some of which have been designed
explicitlyfor image processing,promiseinsufficientthroughputcapacity.
Implementingspecific image processingalgorithmsvia Very Large Scale
Integratedsystemsoffers a potent solutionto this perplexingproblem.
Two algorithmsstand out as being particularlycritical -- geometricmap
transformationand filteringor correlaticn. These two functionsform the
basis for data calibration,registrationand mosaicking. VLSI presents
itself as an inexpensiveancillaryfunctionto be added to almost any
general purpose computerand if the geometryand filter algorithmsare
implementedin VLSI, the processingrate bottleneckwould be significantly
relieved. This work developsthe set of image processingfunctionsthat
limit present systemsto deal with future throughputneeds, translates
these functionsto algorithms,implementsvia VLSI technologyand inter-
faces the hardwareto a general purposedigitalcomputer.
Objectives
* Design and fabricatespecialpurpose VLSI chips to perform specific
image processingalgorithms.
* Integratesuch chips into interfacesystemswhich are under the
controlof a Centralgeneralpurpose processorassignedto image
processing.
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* In particular,design and test filter system and a cubic spline
geometricreprojectionsystem.
* Examineand developVLSI design concepts for other image processing
requirements.
Motivation
Bracken (1) has spelledout the need for improvingthe processing
speed of image data collectedfrom an ever increasingarray of satellites
each with a larger informationbandwidththan its predecessor. The proces-
sing problem has severaldimensions.
k In order to enable the end user to use new information,the data
must be restructuredto match a previousinformationbase. A com-
mon requirementis to reprojectand registerimages taken from an
obliquesatelliteview to a normal projectionon the surface. This
reprojectionalong with the need to correctfor any systemmatic
camera distortionsrequiresthat images be stretchedlike a "rubber
sheet" to fit the desiredreprojection. This shift which entails
many rotationsand magnificationswithin each image requiresrelo-
cation of interpolateddata to locationswhich may be far distant
from some original position.
* In order to determinethe preciseshift which will bring two images
into registration,match pointsmust be determined. Modified cross
correlationcalculationscan be used to maximizethe best fit of
these match points. Correlationand filteringhave similarmathe-
matical structureand both can be implementedwith a special purpose
VLSl system. The filteringoperationis also used to smooth noisy
data or enhancefine image detail. Image enhancementhas been
appliedrather infrequentlyin spite of image improvementbecause
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it is an expensiveprocess. VLSI operationcan reduce the cost and
\
time of processing. Filteringalso enables certain featuredetection
and extractionalgorithms.
* Another dimensionof image processingrelatesto where in the data
stream the processingis to be performed. Our presenttechnology
,thus far requirestransmissionof unprocessedimages. As high speed
compactprocessingtechnologyevolves, processingcan be moved on
to the satelliteand transmissionbandwidthreducedby several
orders of magnitude.
* Pipeline processingimpliesplacingsimultaneoushardwiredalgorithms
in tandem. Other image processingfunctionssuch as sortingmaximum
values, change detection,developingtime dimensionson accumulated
data bases become accessiblein near real time when thinking in
terms of modular hardware.
Background
Digitalimage processingbecame a working realityin the early Ig60's
with the advent of JPL's Ranger,Surveyorand Mariner series. We (Nathan-2)
had effectivelyestablishedthe requirementsfor variousprocessingalgo-l
rithms from pragmaticpressures. Filteringwas performedto remove system-
matic noises from the camera and geometriccorrectionsalso were required
to correctcamera distortion. Filteringfurtherevolvedto enhance fine
image detail without stretchinglow frequencydata to cause image satura-
tion. In those early missions it was generallypossibleto keep up with
the data load with the processingpower of computersavailableat the time.
No real attemptwas made to do more than refine those algorithmsusing Com-
merciallyavailaWe machines. Since that time the situationhas dramatically




Severalattempts at creatingspecialparallel processorshave proven
expensiveand unwieldy. A comparisonof several "super"computerswas
performedby Mitre Corporation(3). They were given severalclassesof
very limitedtests againstwhich to measure processingeffectiveness.
Some of the computerscomparedwere the Cray I, the DAP (English),the
PEPE (Army),the'llliac IV, the Cyber 203, the AP-12OB, the CLIP 3 and the
MPP (Goddard-Goodyear).All but the AP-120B are extremelyexpensiv_
(severalmillions of dollarseach) whereas the AP-120B is very much slower.
Mitre judged the MPP to be the best as determinedfrom the given conditions.
But the filter and geometrictest problemwas much too constrainedand
just fit the 128x128area of parallelmemory in MPP. Only a kernal of
20x20 can be filteredagainsta 128x128image. Only a shift of 8 pixels
using linear interpolationis allowed for geometricremapping. These
restrictionshave been hardwiredand only slow software can overcome them.
The heart of the MPP is a generalpurposeVLSI processingunit. The
directionof the concept is still in terms of multiple functionperform-
ance by a particularhardwareunit.
VLSI is a generaltool which can be viewed as an extensionof soft-
ware in the sense of the next generationof computingpower. These con-
cepts have been under developmentat Caltechunder Mead (4). JPL has a
very close relationshipwith the campus. We have recentlybeen working
with Mead to aid in the rapid evolutionof the softwaretechniques for
designingVLSI circuitryand have, in addition,been developingfiltering
hardwareconcepts followinga data flow algorithmfrom Cohen (5) which
allows successivemultiplier-accumulatorsto be pipelined. A modification
in memory handlingallows an extensionto two dimensionsand is being
breadboardedto fit the VLSI design. As a seed effortwe have startedto
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design a VLSI chip which will allow us to create a 31x31 element kernal
that will compete favorablytimewiseand dollarwiseagainstthe MPP.
Approach
VLSI design is still a rapidlyevolving field. Computer languages
are under developmentwhich will eventuallyallow high level statements
to be made which establishfunctionalcriteriaand these statements.would
be convertedto n-channelmetal oxide semiconductor(.n-MOS)or complemen-
tary c-MOS wire lists. These lists are in turn convertedby computerto
drawings of differentoverlaysof metal and metal oxides. The drawings
are then photo-reducedand photo-etchedonto siliconor sapphirewafers
which are then cut and wired to form individualchips.
The amount of logic that can be placed on a single chip is also
evolving rapidly. Today many tens of thousandsof transistorscan be
stored on a surface7x7 mm sq. Within three to five years that number is
expected to increaseby 2 to 3 orders of magnitude. At JPL we are experi-
menting with ways to develop languageswhich will allow variationof
parameters,number of multipliers,number of bits/multipliers,serial or
parallel additions/multiplyand other parameterswhich will allow us to
tailor fit to customerneed without massive redesigneffort.
As we contemplatethe marriage of VLSI technologywith image proces,
sing requirements,not all the pieces are yet in place. Some of the
designingeffort is still initiatedby manual drawingsto meet VLSI design
rule requirements. The logic for multiplicationis still not finalized
as competitionfor area (on the chip) and speed (minimumclock cycles
per multiply)is under study. Conceptualdesign for the geometry opera-
t
tion is under rapid restructuringas variousexperts are consulted
(Billingsley-6). Projects like these are studied by Caltechstudents in
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Prof. Mead's classesand valuableinterchangeis derivedfrom those dis-
cussions. The whole idea is to be able to upgradedesign concepts and
create new VLSI chips as though debuggingcomputersoftware.
In parallelwith the actual chip developmenthardwareis being
developedto interfacethe VLSl toexisting computerstructures. A not
too surprisingresult emergesas this effort progresses. VLSI allows an
improvementin throughputover a serial generalpurposecomputer by a-
factor of 2 to 3 orders of magnitude.We very quicklybecome I/O bound
in terms of magnetic tape or disk. Considerationmust be given to grab-
bing the data once from mass (serial)storage,and performingall processes
at once (pipelineserial) beforesending the restructureddata or extracted
informationback on to tape or out to the customer.
We have spent some time with the initialdevelopmentof a VLSI chip
which presentlyhas four multiplierseach of which stores 20 bits and
multiplies an 8-bit pixel by a 12-bitweight. The chip has been submitted
for fabricationexternal to JPL. Turnaround is about two months. JPL's
role is notto competewith the commercialfabricationprocess,but we
are more interestedin developingmore versatileVLSI design tools.
Some effort has gone into the conceptof a pipelinedgeometryremap-
ping chip. An initial conceptdesignedby us (Nathan)was tried success-
fully by Northrup for the Air Force. But that was only a nearestneighbor
design. We have developedmany softwarealgorithmsover the years, and
recentlythought is being given to a four point modified cubic spline
which should not degradethe image as does nearestneighbor dr linear
interpolation. The conceptis to performtwo orthogonalstretches (or
contractions)along each axis as serial operations(pipelinedin two
VLSI functions)while have direct access to severalmegabytesof random
259
accessmemory from the computermain frame. The proposedspeed of trans-
formationis many times that presentlyavailable.
Expected Results
Two sets of hardwiredalgorithmsare to be produced. One algorithm
will performtwo dimensionalfilteringor correlationon an arbitrarily
large image using a 31x31 kernal (at presentdesign --a modifiable
parameter). The other algorithm is a pair of one dimensionalcubic spline
geometry remappingfunctionswhich under software controlwill "rubber
sheet" one image to anotheraccordingto pre-establishedpass points. It
is expected that these systemswill be installedfor use in JPL's Image
ProcessingLaboratory (IPL) and be used in their image processingproduc-
tion mode,
Progress is anticipatedin the developmentof softwarewhich utilizes
the filter hardware to establish"pass points"and these in turn will
generatethe correctiongrid for the geometry hardware.
Also investigationinto class extractionusing the filter hardware
will be started. Studies of this sort exist as software only. It is
desiredto explore increaseddimensionof class search once a fast hard-
ware filter becomesavailable.
Another productwhich can be expected is the ability to reproduce
other VLSl configurationswith minor changes in design parameters. This
ability gives us the power to update new hardwarewithoutmajor mechani-
cal redesignas customerneeds change.
As concepts develop regardingthe utilityof other imagingoperations,
these too shall be pursued.
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DIGITAL MULTIPLIER
• TYPICAL IC MULTIPLIERS CONTAIN REGISTERS FOR MULTIPLIER AND
MULTIPLICAND OPERANDS.
• AN ADDITIONAL RE(;ISTER IS PROVIDED FOR THE PRODUCT.
• MODERN LSI MULTIPLIERS PERFORm1 ADDITIONS IN A RIPPLE FASHION.
THAT IS, EACH SUM IS PASSED ON FROM O_JE ADDER TO THE NEXT WITHOUT
"FHE USE OF CLOCKED SEQUENTIAL CIPCUITC;. THEREFORE. THE
MULTIPLIER IS COMPRISED OF AN ARRAY OF DATES AND ADDERS.
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N1 d1 ._2 d2 N3 d N4
p2 ) p3 p,X X X X • o ,o o • X X oX X o
' _..._
---- _ PI o ORIGINAL SAHPLES
t,lI
NI x NEW SAr.IPLES
N = p].w] + P2 w2 + P3.W3 + P4 w4 f FRACTIO_JAL
DISTANCE
BETWEEN POINTS
FOR LINEAR INTERPOLATIONOF FIEWSAHPLE VALUES
WI = I,/4 = 0
W2.= 1 - f
W3 = f
THEREFORE NI = P2 (1-fi) + P3 fl
FOR CUBIC INTERPOLATIONALL FOUR Wi ARE A TABLE LOOK IJP
FUNCTION OF fi"
TIIENEW INTERSAHPLEDISTA,"ICE(d.)CAN ALSO BE rIOrILIF_EAR.
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II, ORIGINSOF THE PROBLEM
Ill,INDUCEDPROBLEMS
IV, APPROACHESTO SOLVINGTHE PROBLEMAND "STATEOF THEART"
V DISCUSSION:RELEVANCEINTHE PRESENTCONTEXTm
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